eeeck/iceberg
Archived
1
0
Fork 0
Code Activity

Update README.md

Browse Source
This commit is contained in:
Erick
2022-03-07 03:03:19 +01:00
committed by GitHub
parent dbbc633381
commit 2874592f4f
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
README.md
+2 -2
View File
@@ -9,7 +9,8 @@ Most of the gates also have a 16-bit version and eventually a n-way version (som
Ex: a 4-way mux gate:
'''
module mux4way(out, i0, i1, i2, i3, sel0, sel1);
input i0, i1, i2, i3;
input [3:0]sel;
@@ -29,7 +30,6 @@ Ex: a 4-way mux gate:
or4way(out, tmp0, tmp1, tmp2, tmp3);
endmodule
'''
#### Predefined gates (path: /gates/predefined)
The predefined gates are by default implemented on Verilog/Systemverilog. Thus they are not strictly needed for building more advanced gates or chipset, but I still decided to add them as reference and learning purposes.