eeeck/iceberg
Archived
1
0
Fork 0
Code Activity

Update README.md

Browse Source
This commit is contained in:
Erick
2022-03-05 00:03:13 +01:00
parent ba2cc09b0c
commit bd8b10214c
1 changed files with 29 additions and 35 deletions
Download Patch File Download Diff File Expand all files Collapse all files
README.md
+4 -10
View File
@@ -8,9 +8,8 @@ Logic gates are the lowest level point from which this project is implemented. T
Most of the gates also have a 16-bit version and eventually a n-way version (some even n-way-16-bit). Most of the gates also have a 16-bit version and eventually a n-way version (some even n-way-16-bit).
Ex: a 4-way mux gate: Ex: a 4-way mux gate:
'''
module mux4way(out, i0, i1, i2, i3, sel0, sel1); module mux4way(out, i0, i1, i2, i3, sel0, sel1);
input i0, i1, i2, i3; input i0, i1, i2, i3;
input [3:0]sel; input [3:0]sel;
output [3:0]out; output [3:0]out;
@@ -29,9 +28,8 @@ module mux4way(out, i0, i1, i2, i3, sel0, sel1);
or4way(out, tmp0, tmp1, tmp2, tmp3); or4way(out, tmp0, tmp1, tmp2, tmp3);
endmodule endmodule
'''
#### Predefined gates (path: /gates/predefined) #### Predefined gates (path: /gates/predefined)
The predefined gates are by default implemented on Verilog/Systemverilog. Thus they are not strictly needed for building more advanced gates or chipset, but I still decided to add them as reference and learning purposes. The predefined gates are by default implemented on Verilog/Systemverilog. Thus they are not strictly needed for building more advanced gates or chipset, but I still decided to add them as reference and learning purposes.
@@ -40,9 +38,7 @@ Testbenches are a way to test the implementation of a particular gate using a Ve
Ex: testbench for a xor gate: Ex: testbench for a xor gate:
''' module xor_tb();
module xor_tb();
reg ta, tb; reg ta, tb;
wire ty; wire ty;
@@ -57,9 +53,7 @@ module xor_tb();
$monitor("IN: %b, %b ",ta, tb, "OUT: ",y); $monitor("IN: %b, %b ",ta, tb, "OUT: ",y);
ta=1, tb=1; ta=1, tb=1;
end end
endmodule endmodule
'''
### Arithmetic Logic Unit (path: /alu) ### Arithmetic Logic Unit (path: /alu)
The ALU is written is Systemverilog (such as the CPU and other complex components). It handles 16-bit values and performs numerous operations, as: The ALU is written is Systemverilog (such as the CPU and other complex components). It handles 16-bit values and performs numerous operations, as: