eeeck/iceberg
Archived
1
0
Fork 0
Code Activity

Update README.md

Browse Source
This commit is contained in:
Erick
2022-02-28 23:44:46 +01:00
parent 38e5cd0f52
commit e6e955a3b1
1 changed files with 8 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
README.md
+8 -2
View File
@@ -1,4 +1,10 @@
# nand2tetris-project # Square One - From logic gates to 16-bit OS
Hack computer, built following nand2tetris course using Verilog Square One is a virtual computer built from scratch, starting from the logic gates and CPU to an assembler and compiler, whilst at the very high level Java is implemented-
## Architechture
### Gates
The gates are designed following a behavioural modelling philosophy (mostly for learning purposes, even though a data flow modelling system would be preferible for big projects) The gates are designed following a behavioural modelling philosophy (mostly for learning purposes, even though a data flow modelling system would be preferible for big projects)
## Resources
- Online Verilog Compiler: https://www.tutorialspoint.com/compile_verilog_online.php