Archived
1
0
This repository has been archived on 2026-02-06. You can view files and clone it. You cannot open issues or pull requests or push a commit.
Files
iceberg/gates/demux8way.v
2022-03-22 16:46:39 +01:00

13 lines
395 B
Verilog

'include "demux4way.v"
module demux8way(out0, out1, out3, out4, out5, out6, out7, i0, i1, i2, i3, sel);
input i0, i1, i2, i3;
input [7:0]sel;
output out0, out1, out2, out3, out4, out5, out6, out7;
wire [7:0] [3:0] sel0 = sel;
wire [0:7] [3:0] sel1 = sel;
demux4way (out0 ,out1, out2, out3, i0, i1, sel0);
demux4way (out4, out5, out6, out7, i2, i3, sel1);
endmodule