eeeck/iceberg
Archived
1
0
Fork 0
Code Activity

gates dump

Browse Source
This commit is contained in:
Erick
2022-03-01 23:35:17 +01:00
parent 540aac9fca
commit 0646b73f9a
24 changed files with 455 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
README.md
+2 -1
View File
@@ -7,4 +7,5 @@ Square One is a virtual computer built from scratch, starting from the logic gat
The gates are designed following a behavioural modelling philosophy (mostly for learning purposes, even though a data flow modelling system would be preferible for big projects)
## Resources
- Online Verilog Compiler: https://www.tutorialspoint.com/compile_verilog_online.php
- Online Verilog Compiler: https://www.tutorialspoint.com/compile_verilog_online.php
- Online FPGA Simulator: https://simulator.nirajmmenon.com/