Archived
1
0

various fixes

This commit is contained in:
Erick
2022-03-04 01:38:03 +01:00
parent f598d2d71b
commit 53170f5c5a
25 changed files with 65 additions and 264 deletions
+9 -9
View File
@@ -1,4 +1,4 @@
include "and16.v"
'include "and16.v"
module and8way16(out, i0, i1, i2, i3, i4, i5, i6, i7);
input [15:0]i0;
@@ -9,7 +9,7 @@ module and8way16(out, i0, i1, i2, i3, i4, i5, i6, i7);
input [15:0]i5;
input [15:0]i6;
input [15:0]i7;
output [15:0] out;
output [15:0]out;
wire [15:0]tmp01;
wire [15:0]tmp23;
wire [15:0]tmp45;
@@ -17,13 +17,13 @@ module and8way16(out, i0, i1, i2, i3, i4, i5, i6, i7);
wire [15:0]tmp0123;
wire [15:0]tmp4567;
and16 and01(tmp01, i0, i1);
and16 and23(tmp23, i2, i3);
and16 and45(tmp45, i4, i5);
and16 and67(tmp67, i6, i7);
and16 andA(tmp01, i0, i1);
and16 andB(tmp23, i2, i3);
and16 andC(tmp45, i4, i5);
and16 andD(tmp67, i6, i7);
and16 and0123(tmp0123, tmp01, tmp23);
and16 and4567(tmp4567, tmp45, tmp67);
and16 andAB(tmp0123, tmp01, tmp23);
and16 andCD(tmp4567, tmp45, tmp67);
and16 final(out, tmp0123, tmp4567);
and16 andFinal(out, tmp0123, tmp4567);
endmodule