verilog predefined gates (re)definition
This commit is contained in:
@@ -1,4 +1,4 @@
|
||||
module not_gate(a, y);
|
||||
module not_gate(y, a);
|
||||
input a;
|
||||
output y;
|
||||
|
||||
|
||||
Reference in New Issue
Block a user