Archived
1
0
This repository has been archived on 2026-02-06. You can view files and clone it. You cannot open issues or pull requests or push a commit.
Files
iceberg/gates/nand3way.v
2022-03-08 15:07:02 +01:00

13 lines
210 B
Verilog

module nand3way(y16, a16, b16, c16);
input a16;
input b16;
input c16;
output y16;
wire tmp0, tmp1
nand(tmp0, a16, b16);
nand(tmp1, tmp0, tmp0);
nand(y16, tmp1, c16);
endmodule