Erick
20 lines
313 B
Systemverilog
20 lines
313 B
Systemverilog
package pc (
|
|
input [15:0]in;
|
|
input load;
|
|
input reset;
|
|
input clk;
|
|
output [15:0]out;
|
|
);
|
|
|
|
wire [15:0] zero16 = 15'b0000000000000000;
|
|
wire [15:0] oneplus16 = 15'b0000000000000001;
|
|
|
|
if (reset == 1)
|
|
out = zero16;
|
|
else if (load == 1)
|
|
out = in;
|
|
else
|
|
out = out + oneplus16;
|
|
end
|
|
|
|
endpackage |