This repository has been archived on 2026-02-06. You can view files and clone it. You cannot open issues or pull requests or push a commit.

Erick 2fde4d5bf5 created predefined gates in verilog

2022-02-22 13:06:51 +01:00

..

and_tb.v

created predefined gates in verilog

2022-02-22 13:06:51 +01:00