Archived
1
0
This repository has been archived on 2026-02-06. You can view files and clone it. You cannot open issues or pull requests or push a commit.
2022-02-22 13:06:26 +01:00
2022-02-22 13:06:26 +01:00
2022-02-22 13:06:26 +01:00
2022-02-15 00:07:24 +01:00
2022-02-22 13:06:26 +01:00

nand2tetris-project

Hack computer, built following nand2tetris course using Verilog

The gates are designed following a behavioural modelling philosophy (mostly for learning purposes, even though a data flow modelling system would be preferible for big projects)

S
Description
No description provided
Readme 124 KiB
Languages
SystemVerilog 45.9%
Verilog 41.3%
C 8.3%
Assembly 3.2%
V 1.3%