Archived

This repository has been archived on 2026-02-06. You can view files and clone it. You cannot open issues or pull requests or push a commit.

Files

T

Erick 0646b73f9a gates dump

2022-03-01 23:35:17 +01:00

586 B

Raw Blame History

Square One - From logic gates to 16-bit OS

Square One is a virtual computer built from scratch, starting from the logic gates and CPU to an assembler and compiler, whilst at the very high level Java is implemented-

Architechture

Gates

The gates are designed following a behavioural modelling philosophy (mostly for learning purposes, even though a data flow modelling system would be preferible for big projects)

Resources

Online Verilog Compiler: https://www.tutorialspoint.com/compile_verilog_online.php
Online FPGA Simulator: https://simulator.nirajmmenon.com/

586 B Raw Blame History

Square One - From logic gates to 16-bit OS

Architechture

Gates

Resources

586 B

Raw Blame History