This repository has been archived on 2026-02-06. You can view files and clone it. You cannot open issues or pull requests or push a commit.

Erick af47b1fe38 fixed typo

2022-02-22 13:19:11 +01:00

..

predefined

fixed typo

2022-02-22 13:19:11 +01:00

testbench

created predefined gates in verilog

2022-02-22 13:06:51 +01:00