eeeck/iceberg
Archived
1
0
Fork 0
Code Activity

Update README.md

Browse Source
This commit is contained in:
Erick
2022-03-04 01:40:12 +01:00
parent 613178fc34
commit 23f2cfea4e
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
README.md
+3 -3
View File
@@ -9,8 +9,8 @@ Most of the gates also have a 16-bit version and eventually a n-way version (som
Ex: a 4-way mux gate:
'''
'include "mux.v";
'include "or4way.v";
include "mux.v";
include "or4way.v";
module mux4way(out, i0, i1, i2, i3, sel0, sel1);
input i0, i1, i2, i3;
@@ -42,7 +42,7 @@ Testbenches are a way to test the implementation of a particular gate using a Ve
Ex: testbench for a xor gate:
'''
'include "gates/predefined/xor_gate.v"
include "gates/predefined/xor_gate.v"
module xor_tb();
reg ta, tb;