Erick
8 lines
127 B
Verilog
8 lines
127 B
Verilog
module nand_gate(y, a, b);
|
|
input a, b;
|
|
output y;
|
|
wire tmpAnd;
|
|
|
|
and(tmpAnd, a, b);
|
|
not(y, tmpAnd);
|
|
endmodule |