eeeck/iceberg
Archived
1
0
Fork 0
Code Activity
This repository has been archived on 2026-02-06. You can view files and clone it. You cannot open issues or pull requests or push a commit.
8 Commits 3 Branches 0 Tags
90287bca738db55966cbcf1b13a693d05643551f
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Erick 90287bca73 adding testbenches
2022-02-28 23:55:42 +01:00
gates
adding testbenches
2022-02-28 23:55:42 +01:00
.gitattributes
add git files
2022-02-22 13:06:26 +01:00
.gitignore
Update .gitignore
2022-02-28 23:44:36 +01:00
LICENSE
Initial commit
2022-02-15 00:07:24 +01:00
README.md
Update README.md
2022-02-28 23:44:46 +01:00

README.md

Square One - From logic gates to 16-bit OS

Square One is a virtual computer built from scratch, starting from the logic gates and CPU to an assembler and compiler, whilst at the very high level Java is implemented-

Architechture

Gates

The gates are designed following a behavioural modelling philosophy (mostly for learning purposes, even though a data flow modelling system would be preferible for big projects)

Resources

View Git Blame Copy Permalink
S
Description
No description provided
Readme 124 KiB
Languages
SystemVerilog 45.9%
Verilog 41.3%
C 8.3%
Assembly 3.2%
V 1.3%