eeeck/iceberg
Archived
1
0
Fork 0
Code Activity
This repository has been archived on 2026-02-06. You can view files and clone it. You cannot open issues or pull requests or push a commit.
16 Commits 3 Branches 0 Tags
f598d2d71bba1c6e550a8ec4dfa1065a4c8d08d5
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Erick f598d2d71b Update .gitattributes
2022-03-02 00:33:07 +01:00
gates
Create README.md
2022-03-02 00:32:50 +01:00
.gitattributes
Update .gitattributes
2022-03-02 00:33:07 +01:00
.gitignore
Update .gitignore
2022-03-02 00:32:55 +01:00
LICENSE
Initial commit
2022-02-15 00:07:24 +01:00
README.md
gates dump
2022-03-01 23:35:17 +01:00

README.md

Square One - From logic gates to 16-bit OS

Square One is a virtual computer built from scratch, starting from the logic gates and CPU to an assembler and compiler, whilst at the very high level Java is implemented-

Architechture

Gates

The gates are designed following a behavioural modelling philosophy (mostly for learning purposes, even though a data flow modelling system would be preferible for big projects)

Resources

View Git Blame Copy Permalink
S
Description
No description provided
Readme 124 KiB
Languages
SystemVerilog 45.9%
Verilog 41.3%
C 8.3%
Assembly 3.2%
V 1.3%