Archived
1
0

16 Commits

Author SHA1 Message Date
Konstantin 6d8b27dac8 Grouped the gates and corrected xnor16.v nor16.v (#6)
Alright!
2022-08-26 15:40:32 +02:00
Erick 90f63bd807 bugfix 2022-03-22 16:46:39 +01:00
Erick 8c70d4384f minor fixes in flipflop logic 2022-03-08 15:07:02 +01:00
Erick a4c9507c3c add a 3 way version of nand16 2022-03-08 13:54:14 +01:00
Erick 10096d35c8 minor fix 2022-03-04 23:59:23 +01:00
Erick 53170f5c5a various fixes 2022-03-04 01:38:03 +01:00
Erick fc71658352 Create README.md 2022-03-02 00:32:50 +01:00
Erick a211c76b45 typo 2022-03-02 00:32:46 +01:00
Erick 001b7886d6 testbench dump 2022-03-01 23:35:40 +01:00
Erick 0646b73f9a gates dump 2022-03-01 23:35:17 +01:00
Erick 540aac9fca add demux and testbench 2022-03-01 00:36:52 +01:00
Erick bcb06dae6a Create mux.v (multiplexer gate) 2022-02-28 23:56:05 +01:00
Erick 90287bca73 adding testbenches 2022-02-28 23:55:42 +01:00
Erick 680094e4e8 verilog predefined gates (re)definition 2022-02-28 23:53:53 +01:00
Erick af47b1fe38 fixed typo 2022-02-22 13:19:11 +01:00
Erick 2fde4d5bf5 created predefined gates in verilog 2022-02-22 13:06:51 +01:00